


### General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

	BVDSS	RDSON	ID
Q1	30V	17mΩ	20A
Q2	30V	17mΩ	20A

### DFN3x3 Asymmetric Dual Pin Configuration



### Features

- Improved dv/dt capability
- Fast switching
- 100% EAS Guaranteed

### Applications

- MB / VGA / Vcore
- POL Buck Applications
- SMPS 2<sup>nd</sup> SR

### Absolute Maximum Ratings $T_c=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
$V_{DS}$	Drain-Source Voltage	30	30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D$	Drain Current – Continuous ( $T_c=25^\circ\text{C}$ )	20	20	A
	Drain Current – Continuous ( $T_c=100^\circ\text{C}$ )	12.5	12.5	A
	Drain Current – Continuous ( $T_A=25^\circ\text{C}$ )	8	8	A
	Drain Current – Continuous ( $T_A=70^\circ\text{C}$ )	6.4	6.4	A
$I_{DM}$	Drain Current – Pulsed <sup>1</sup>	80	80	A
EAS	Single Pulse Avalanche Energy <sup>2</sup>	24	24	mJ
IAS	Single Pulse Avalanche Current <sup>2</sup>	22	22	A
$P_D$	Power Dissipation ( $T_c=25^\circ\text{C}$ )	14	14	W
	Power Dissipation – Derate above $25^\circ\text{C}$	0.11	0.11	W/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150		$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150		$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$ Q1	Thermal Resistance Junction to ambient	---	62	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$ Q2		---	62	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$ Q1	Thermal Resistance Junction to Case	---	9	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$ Q2		---	9	$^\circ\text{C}/\text{W}$

**Electrical Characteristics ( $T_J=25\text{ }^\circ\text{C}$ , unless otherwise noted)**
**Static State Characteristics**

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	Q1	30	---	---	V
			Q2	30	---	---	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =30V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	Q1	---	---	1	uA
			Q2	---	---	1	uA
		V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =125°C	Q1	---	---	10	uA
			Q2	---	---	10	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V	Q1	---	---	±100	nA
			Q2	---	---	±100	nA
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>3</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =8A	Q1	---	14	17	mΩ
		V <sub>GS</sub> =10V , I <sub>D</sub> =8A	Q2	---	14	17	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =5A	Q1	---	20	26	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =5A	Q2	---	20	26	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	Q1	1.2	1.6	2.5	V
			Q2	1.2	1.6	2.5	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V , I <sub>D</sub> =3A	Q1	---	4	---	S
		V <sub>DS</sub> =10V , I <sub>D</sub> =3A	Q2	---	4	---	S

**Dynamic Characteristics**

Q <sub>g</sub>	Total Gate Charge <sup>3, 4</sup>		Q1	---	5.2	8	
			Q2	---	5.2	8	
Q <sub>gs</sub>	Gate-Source Charge <sup>3, 4</sup>	V <sub>DS</sub> =15V , V <sub>GS</sub> =10V , I <sub>D</sub> =10A	Q1	---	0.6	3	nC
			Q2	---	0.6	3	
Q <sub>gd</sub>	Gate-Drain Charge <sup>3, 4</sup>		Q1	---	2	4	
			Q2	---	2	4	
T <sub>d(on)</sub>	Turn-On Delay Time <sup>3, 4</sup>		Q1	---	3	5	
			Q2	---	3	5	
T <sub>r</sub>	Rise Time <sup>3, 4</sup>	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V , R <sub>G</sub> =6Ω	Q1	---	7	11	ns
			Q2	---	7	11	
T <sub>d(off)</sub>	Turn-Off Delay Time <sup>3, 4</sup>	I <sub>D</sub> =10A	Q1	---	16	25	
			Q2	---	16	25	
T <sub>f</sub>	Fall Time <sup>3, 4</sup>		Q1	---	5	8	
			Q2	---	5	8	


C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , F=1MHz	Q1	---	465	700	pF
			Q2	---	465	700	
C <sub>oss</sub>	Output Capacitance		Q1	---	65	100	
			Q2	---	65	100	
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1	---	50	75	
			Q2	---	50	75	
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, F=1MHz	Q1	---	2	---	Ω
			Q2	---	2	---	Ω

### Drain-Source Diode Characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit		
I <sub>S</sub>	Continuous Source Current	V <sub>GS</sub> =V <sub>D</sub> =0V , Force Current	Q1	---	---	20	A	
			Q2	---	---	20	A	
I <sub>SM</sub>	Pulsed Source Current <sup>3</sup>		Q1	---	---	40	A	
			Q2	---	---	40	A	
V <sub>SD</sub>	Diode Forward Voltage <sup>3</sup>		V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C	Q1	---	---	1	V
				Q2	---	---	1	V

Note :


1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. V<sub>DD</sub>=25V, V<sub>GS</sub>=10V, L=0.1mH, Q1: I<sub>AS</sub>=22A, Q2: I<sub>AS</sub>=22A, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25°C.
3. The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%.
4. Essentially independent of operating temperature.




**Fig.1 Q1 Typical Output Characteristics**




**Fig.2 Q1 Continuous Drain Current vs.  $T_c$**




**Fig.3 Q1 Normalized  $R_{DS(ON)}$  vs.  $T_j$**




**Fig.4 Q1 Normalized  $V_{th}$  vs.  $T_j$**




**Fig.5 Q1 Turn-On Resistance vs.  $V_{GS}$**




**Fig.6 Q1 Turn-On Resistance vs.  $I_D$**




**Fig.7 Q1 Capacitance Characteristics**




**Fig.8 Q1 Gate Charge Characteristics**




**Fig.9 Q1 Normalized Transient Impedance**




**Fig.10 Q1 Maximum Safe Operation Area**




**Fig.11 Q2 Typical Output Characteristics**




**Fig.12 Q2 Continuous Drain Current vs. T<sub>c</sub>**




**Fig.13 Q2 Normalized R<sub>DS(on)</sub> vs. T<sub>j</sub>**




**Fig.14 Q2 Normalized V<sub>th</sub> vs. T<sub>j</sub>**




**Fig.15 Q2 Turn-On Resistance vs. V<sub>GS</sub>**




**Fig.16 Q2 Turn-On Resistance vs. I<sub>D</sub>**




**Fig.17 Q2 Capacitance Characteristics**




**Fig.18 Q2 Gate Charge Characteristics**




**Fig.19 Q2 Normalized Transient Impedance**



**Fig.20 Q2 Maximum Safe Operation Area**




**Fig.21 Switching Time Waveform**



**Fig.22 EAS Waveform**

### DFN3x3 Asymmetric Dual Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Max	Min	Max	Min
A	0.900	0.700	0.035	0.028
B	0.400	0.250	0.016	0.010
C	0.255	0.150	0.010	0.006
D	3.100	2.900	0.122	0.114
E	3.100	2.900	0.122	0.114
e	0.700	0.600	0.028	0.024
F	0.450	0.250	0.018	0.010
H	1.100	0.850	0.043	0.033
H1	0.650	0.400	0.026	0.016
I	0.450	0.250	0.018	0.010
J	0.350	0.150	0.014	0.006
K	0.350	0.150	0.014	0.006
L	2.500	2.300	0.098	0.091