


### General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

	BVDSS	RDSON	ID
Q1	30V	6.8mΩ	40A
Q2	30V	6.8mΩ	40A

### DFN3x3 Asymmetric Dual Pin Configuration



### Features

- Improved dv/dt capability
- Fast switching
- 100% EAS Guaranteed
- Green Device Available
- ESD Protection Embedded

### Applications

- MB / VGA / Vcore
- POL Buck Applications
- SMPS 2<sup>nd</sup> SR

### Absolute Maximum Ratings $T_c=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
$V_{DS}$	Drain-Source Voltage	30	30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D$	Drain Current – Continuous ( $T_c=25^\circ\text{C}$ )	40	40	A
	Drain Current – Continuous ( $T_c=100^\circ\text{C}$ )	25	25	A
	Drain Current – Continuous ( $T_A=25^\circ\text{C}$ )	13	13	A
	Drain Current – Continuous ( $T_A=100^\circ\text{C}$ )	8	8	A
$I_{DM}$	Drain Current – Pulsed <sup>1</sup>	160	160	A
EAS	Single Pulse Avalanche Energy <sup>2</sup>	45	45	mJ
IAS	Single Pulse Avalanche Current <sup>2</sup>	30	30	A
$P_D$	Power Dissipation ( $T_c=25^\circ\text{C}$ )	18	18	W
	Power Dissipation – Derate above $25^\circ\text{C}$	0.15	0.15	W/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150		$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150		$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$ Q1	Thermal Resistance Junction to ambient	---	62	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$ Q2		---	62	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$ Q1	Thermal Resistance Junction to Case	---	6.9	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$ Q2		---	6.9	$^\circ\text{C}/\text{W}$

**Electrical Characteristics ( $T_J=25\text{ }^\circ\text{C}$ , unless otherwise noted)**
**Static State Characteristics**

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250μA	Q1	30	---	---	V
			Q2	30	---	---	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =27V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	Q1	---	---	1	μA
			Q2	---	---	1	μA
		V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =85°C	Q1	---	---	10	μA
			Q2	---	---	10	μA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V	Q1	---	---	±20	μA
			Q2	---	---	±20	μA
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =15A	Q1	---	5.7	6.8	mΩ
		V <sub>GS</sub> =10V , I <sub>D</sub> =15A	Q2	---	5.7	6.8	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =10A	Q1	---	8.6	11.2	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =10A	Q2	---	8.6	11.2	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250μA	Q1	1.2	1.6	2.5	V
			Q2	1.2	1.6	2.5	V

**Dynamic Characteristics<sup>3</sup>**

Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =10V , I <sub>D</sub> =20A	Q1	---	13	25	nC
			Q2	---	13	25	
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =20A	Q1	---	1.1	3	
			Q2	---	1.1	3	
			Q1	---	2.2	5	
			Q2	---	2.2	5	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V , R <sub>G</sub> =6Ω I <sub>D</sub> =20A	Q1	---	2.5	5	ns
			Q2	---	2.5	5	
T <sub>r</sub>	Rise Time		Q1	---	3	6	
			Q2	---	3	6	
T <sub>d(off)</sub>	Turn-Off Delay Time		Q1	---	5	10	
			Q2	---	5	10	
T <sub>f</sub>	Fall Time		Q1	---	8	16	
			Q2	---	8	16	


C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , F=1MHz	Q1	---	680	1400	pF	
			Q2	---	680	1400		
C <sub>oss</sub>	Output Capacitance		Q1	---	507	1000		
			Q2	---	507	1000		
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1	---	27	60		
			Q2	---	27	60		
R <sub>g</sub>	Gate resistance		V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, F=1MHz	Q1	---	1.5	---	Ω
				Q2	---	1.5	---	

### Drain-Source Diode Characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit		
I <sub>S</sub>	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current	Q1	---	---	40	A	
			Q2	---	---	40	A	
I <sub>SM</sub>	Pulsed Source Current		Q1	---	---	80	A	
			Q2	---	---	80	A	
V <sub>SD</sub>	Diode Forward Voltage		V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C	Q1	---	---	1	V
				Q2	---	---	1	V

Note :


1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. V<sub>DD</sub>=25V, V<sub>GS</sub>=10V, L=0.1mH, Q1: I<sub>AS</sub>=30A, Q2: I<sub>AS</sub>=30A, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25°C.
3. Essentially independent of operating temperature.




**Fig.1 Q1 Typical Output Characteristics**




**Fig.2 Q1 Continuous Drain Current vs.  $T_c$**




**Fig.3 Q1 Normalized  $R_{DS(on)}$  vs.  $T_J$**




**Fig.4 Q1 Normalized  $V_{th}$  vs.  $T_J$**




**Fig.5 Q1 Turn-On Resistance vs.  $V_{GS}$**




**Fig.6 Q1 Turn-On Resistance vs.  $I_D$**




**Fig.7 Q1 Capacitance Characteristics**




**Fig.8 Q1 Gate Charge Characteristics**




**Fig.9 Q1 Normalized Transient Impedance**




**Fig.10 Q1 Maximum Safe Operation Area**




**Fig.11 Q2 Typical Output Characteristics**




**Fig.12 Q2 Continuous Drain Current vs.  $T_c$**




**Fig.13 Q2 Normalized  $R_{DS(ON)}$  vs.  $T_J$**




**Fig.14 Q2 Normalized  $V_{th}$  vs.  $T_J$**




**Fig.15 Q2 Turn-On Resistance vs.  $V_{GS}$**




**Fig.16 Q2 Turn-On Resistance vs.  $I_D$**




**Fig.17 Q2 Capacitance Characteristics**




**Fig.18 Q2 Gate Charge Characteristics**




**Fig.19 Q2 Normalized Transient Impedance**



**Fig.20 Q2 Maximum Safe Operation Area**




**Fig.21 Switching Time Waveform**



**Fig.22 Gate Charge Waveform**

### DFN3x3 Asymmetric Dual Package Information




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Max	Min	Max	Min
A	0.900	0.700	0.035	0.028
B	0.400	0.250	0.016	0.010
C	0.255	0.150	0.010	0.006
D	3.100	2.900	0.122	0.114
E	3.100	2.900	0.122	0.114
e	0.650 BSC		0.026 BSC	
F	0.450	0.250	0.018	0.010
H	1.100	0.850	0.043	0.033
H1	0.650	0.400	0.026	0.016
I	0.450	0.250	0.018	0.010
J	0.350	0.150	0.014	0.006
K	0.350	0.150	0.014	0.006
L	2.500	2.200	0.098	0.087



## RECOMMENDED LAND PATTERN

### DFN3X3 (Asymmetric Dual)



unit : mm